

Compal Confidential

LA-F901P Schematics Document

intel Coffee Lake S with DDR4 + CNP + AMD GPU (M17)


AIO M/B

3/13 , 2018

REV : 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-F901P M/B
				Date: Tuesday, March 13, 2018	Rev 0.1
				Sheet 1 of 67	

Block Diagram



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-F901P M/B
				Date	Tuesday, March 13, 2018
				Sheet	2 of 67
				Rev	0.1

PCIe Port Table		
No.	Port	Device
5	11	NC
6	12	LAN
7	13	WLAN
8	14	NC
21	27	SSD
22	28	SSD
23	29	SSD
24	30	SSD

SATA Port Table		
No.	Port	Device
1	17	NC
2	18	NC
3	19	HDD
4	20	ODD
5	21	NC
6	22	NC
7	23	NC
8	24	NC

USB2.0 Port Table		
Port	Device	OC# Pin
1	USB 2.0 Rear IO Port 1	OC#0
2	USB 2.0 Rear IO Port 2	OC#1
3	USB 2.0 Rear IO Port 3	OC#1
4	USB 2.0/3.0 (Rear IO)	OC#2
5	USB 2.0/3.0 (IO/B Port 2)	OC#3
6	USB 2.0/3.0 (IO/B Port 1)	OC#3
7	Web Camera	NA
8	Card Reader	NA
9	TOUCH	NA
10	WLAN/BT	NA

USB3.0 Port Table		
No.	Port	Device
1	1	NC
2	2	USB3.0 (IO Board Port 1) GEN1
3	3	USB3.0 (IO Board Port 2) GEN1
4	4	USB3.0 (Rear IO) GEN2
5	5	NC
6	6	NC

BOARD ID Table		
Board ID	PCB Revision	
0	0.1	
1	0.2	
2	0.3	
3		

DDI Port Table		
No.	Port	Device
1	DDI1	HDMI OUT
2	DDI2	NC
3	DDI3	NC

SKU ID(Project) Table

SKU (UMA&DIS)	V4/V5 EVT BOM Configure Table
431AAE38L01 Converter (UMA)	C F M R M P E D 5 I N M R M P S K
431AAE38L02 Samsung 2G Converter (DIS)	F B b P M P E D 5 W T M N M R M P S K
431AAE38L03 Micron 2G Scalar (DIS)	C F b P M P E D 5 W T M N M R M P S K

SKU ID(Project) Table

SKU (UMA&DIS)	C4/C5 EVT BOM Configure Table
431A7C38L51 Hynix 2G (DIS) Scalar	C F b P M P E D 5 W T M N M R M P S K

BOM Structure Table

BOM Structure	BTO Item
6 B	C F b P M P E D 5
@ H @ X X P	U B P
F	Y I P b h
C N	C B b P R A T C B I b o y M
M P	M I B P C M B U t
@ M @	M I B P C M B U t
E D	E D B P C M B U t
@ S @	E D U B P C M B U t
C F	P P P C S C X b E r L
S @	S b b + H B I N
S E M @	S b b + H B I N E M P B C O P b h
S E S @	S b b + H B I N E S P B C O P b h
U A	U A S U
D S S A	Q P
M @	X b P V X C B i g
A B E L S	F r A P S U
@ M E M @	A P E I U B P C M B U t
@ M E S @	M E S U B C O P b h
B P	F r S b A P S U
W @	m T A M U R B C O P b h
@ S E M @	W T A M E M U R B C O P b h
F M C	H T M
W T M @	O W T M
M R P @	S B b P b b P b b
N A L	N B B B i m I P S E o n
S X @	F r M B P S E n b
X S	V Y S U
A C @	4 C S K
M C @	F r G U M B P S E n b

Power Plane	Description	S0	S3	S4/S5
+DC20V	AC or battery power rail for power circuit.	NA	NA	NA
+RTCVCC_S5	RTC power	ON	ON	ON
+3V3_DS5W	3.3V DS5W on power rail	ON	ON	ON
+3VALW_S5	3.3V always on power rail	ON	ON	ON
+5VALW_S5	5V always on power rail	ON	ON	ON
+12VALW_S5	12V always on power rail	ON	ON	ON
+1.8VALW_S5	1.8V always on power rail for PCH	ON	OFF	OFF
+1.85VALW_S5	1.85V always on power rail for PCH	ON	ON	ON
+1.05V_VCCST_S3	1.0V power rail for CPU VCCST	ON	ON	OFF
+1.2V_VDDQ_S3	1.2V power rail for DDR4	ON	ON	OFF
+2.5V_S3	2.5V power rail for DDR4	ON	ON	OFF
+CPU_VCCIO_S0	0.95V power rail for CPU VCCIO	ON	OFF	OFF
+5VS_S0	5V switched power rail	ON	OFF	OFF
+3VS_S0	3.3V switched power rail	ON	OFF	OFF
+12VS_S0	12V switched power rail	ON	OFF	OFF
+1.05VS_VCCSA_S0	+1.5VS on power rail for CPU VCCSA	ON	OFF	OFF
+VCC_CORE_S0	VCC Core voltage for CPU	ON	OFF	OFF
+VCC_GT_S0	Core voltage for CPU graphic	ON	OFF	OFF
+3VS_DGPU_S0	3.3V power rail for DIS graphic	ON	OFF	OFF
+VGA_CORE_S0	VCC Core voltage for GPU	ON	OFF	OFF
+1.05VS_DGPU_S0	1.05V power rail for DIS graphic	ON	OFF	OFF
+1.35VS_VGA_S0	1.35V power rail for VRAM	ON	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus0 Address		
Device	Address	HEX
Converter RTD-2136N	1001-0100xb	94
GPU	1000-0010xb	82
PCH	1001-0000xb	90
Thermal	1001-1010xb	9A

EC SM Bus2 Address		
Device	Address	HEX
Scalar RTD-2506S	x	x
LCD Backlight	0110-0010xb	62
TI TASS766MRMTR	1001-1010xb	9A

PCH SM Bus Address		
Device	Address	HEX
DDR(JDIMM1)	WRITE:0xA0	READ: 0xA1
DDR(JDIMM2)	WRITE:0xA4	READ: 0xA5


Compal Secret Data				Compal Electronics, Inc.		
Security Classification	Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Notes List	
				Rev	Document Number	LA-F901P M/B
				Rev	Date	Friday, March 13, 2015
				Rev	Sheet	3 of 81

G3->S0

S0->S3/DS3

S0/DS3->S0


S0->S5



Security Classification	2015/12/25	Compal Secret Data	2015/09/01	Rev	Compal Electronics, Inc.
Revised Date		Discarded Date		Rev	PWR Sequence
THE RIGHT OF COMPAL ELECTRONICS, INC. TO MAKE OR REVOKE ANY LICENSE OR PATENT RIGHTS IN ANY DESIGN OR INVENTION IS HEREBY GRANTED TO COMPAL ELECTRONICS, INC. WITHOUT ANY RESTRICTION OR LIMITATION. NO OTHER RIGHTS OR PATENT RIGHTS ARE GRANTED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Doc	LA-P901P M/B	Rev	1.0	Rev	0.1
Doc	10/20/2015	Doc	1	Rev	0.1

+VCC_CORE
VGATE


SYS_PWRK
PCH_PLTRST#




PEG_RCOMP
Trace Width = 5 mils
Trace Spacing to Other Signals = 15 mils
Trace Length < 600 mils



UC1C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2012/09/01		2013/09/01		Skylake DMI/PEG/FDI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				LA-F901P M/B	
				Customer	
				Date	
				Tuesday, March 13, 2018	
				Sheet	6 of 67



Security Classification		Compul Secret Data		Title	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Skylake DDR4 LA-F301P M/B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET AND ANY IT IS TRANSFERRED FROM THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Sica Cusum	Document Number LA-F301P M/B Rev 0.1
Date				Tuesday, March 18, 2016	Isheet 7 of 67

CHANNEL-A




DDR4 POR OPERATING SPEED: 1867 MT/S




MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.		Date: Tuesday, March 13, 2018		Sheet 10 of 67	
--	--	-------------------------------	--	----------------	--



CHANNEL-B




```
SPD ADDRESS FOR CHANNEL B :  
WRITE ADDRESS:0xA4  
READ ADDRESS: 0xA5  
SA0 = 0; SA1 = 1; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S
```




(4.0 mm) STD






Security Classification		Compul Secret Data		Compul Electronics, Inc. <small>THE SHEET OF INFORMATION CONTAINED IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE SOURCE TO THE CONVEYANT ORIGIN OF THE INFORMATION OR FROM THE DEPARTMENT OFFICE AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.</small>	
Issued Date	2015/12/25	Declassified Date	2016/12/31	Title DDRA DIMMB Docu-ment Number LA-F901P M/B	
Date: Tuesday, March 11, 2018				Sheet: 1 of 27	






32.768KHz CRYSTAL






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	PCH_CLKLPCISPI/SMBUS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-F901P M/B
				Date	Tuesday, March 13, 2018
				Sheet	14 of 67




DDP[B..F]CTRLDATA
This signal has a weak internal Pull-down.
0 = Port B is not detected. (Default)
1 = Port B is detected.
Notes:
1. The internal Pull-down is disabled after PCH_PWROK de-asserts.
2. This signal is in the primary well.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	PCH CRT/DDC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-F901P M/B
				Date: Tuesday, March 13, 2018	Sheet 15 of 67







Functional Strap Definitions

External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




Functional Strap Definitions

SML2ALERT#
This signal has a weak internal pull-down.
0 = Master Attached Flash Sharing (MAFS) enabled (Default)
1 = Slave Attached Flash Sharing (SAFS) enabled.
Notes:
1. This signal is in the primary well.
Warning: This strap must be configured to '0' if the eSPI or LPC strap is configured to '0'





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	PCH_PCH-E/USB
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custodian	LA-F901P M/B
				Date	Tuesday, March 13, 2018
				Sheet	17 of 87
				Rev	0.1





Security Classification	Compul Secret Data		Title		Compul Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED AND IS NOT SUBJECT TO THE AUTOMATICALLY APPLIED DECLASSIFICATION AND DOWNGRADING SCHEDULE. THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED AND IS NOT SUBJECT TO THE AUTOMATICALLY APPLIED DECLASSIFICATION AND DOWNGRADING SCHEDULE.</p>				Size	Document Number	Rev
				C	LA-F901P /M/B	0.1
				Date	Issued	March 15, 2015
				Drawn	March 15, 2015	18
				Check	March 15, 2015	01
				Appr	March 15, 2015	01

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	PCH_POWER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev	
				Document Number	0.1	
				LA-F901P M/B		
Date: Tuesday, March 13, 2016				Sheet	19	of 67






Meso/M16M- R17M-M20-50	Exo/R16M-M1-30
<p>GPI0_11, 12, and 17 are added back.</p> <p>The following balls cease to work as GPIOs or designated functional pins, and become NC:</p> <p>GPIO_1</p> <p>GPIO_2</p> <p>GPIO_14_HF02</p> <p>GPIO_14_HF03</p> <p>The following ball ceases to work as a GPIO or designated functional pin, and becomes NC:</p> <p>GPIO_7_BLOCN</p>	<p>The following balls cease to work as GPIOs or designated functional pins, and become NC:</p> <p>GPIO_5</p> <p>GPIO_2</p> <p>GPIO_7_BLOCN</p> <p>GPIO_11</p> <p>GPIO_12</p> <p>GPIO_13</p> <p>GPIO_14_HF02</p> <p>GPIO_14_HF03</p> <p>GPIO_16_HF03</p>
<p>"Timer" substrate 11 more VDDIC balls to that the total number of VDDIC balls becomes 36.</p> <p>The following functional balls on earlier generations of ASICs are reimagined as the additional VDDIC balls:</p> <p>VARY_BL (AB11)</p> <p>GENERIC (AB12)</p> <p>GENERIC (AB13)</p> <p>GENERIC (AB14)</p> <p>GENERIC (AB15)</p> <p>GENERIC (AB16)</p> <p>GENERIC (AB17)</p> <p>GENERIC (AB18)</p> <p>GENERIC (AB19)</p> <p>GENERIC (AB20)</p> <p>GENERIC (AB21)</p> <p>GENERIC (AB22)</p> <p>GENERIC (AB23)</p> <p>GENERIC (AB24)</p> <p>GENERIC (AB25)</p> <p>GENERIC (AB26)</p> <p>GENERIC (AB27)</p> <p>GENERIC (AB28)</p> <p>GENERIC (AB29)</p> <p>GENERIC (AB30)</p> <p>GENERIC (AB31)</p> <p>GENERIC (AB32)</p> <p>GENERIC (AB33)</p> <p>GENERIC (AB34)</p> <p>GENERIC (AB35)</p> <p>GENERIC (AB36)</p> <p>GENERIC (AB37)</p> <p>GENERIC (AB38)</p> <p>GENERIC (AB39)</p> <p>GENERIC (AB40)</p> <p>GENERIC (AB41)</p> <p>GENERIC (AB42)</p> <p>GENERIC (AB43)</p> <p>GENERIC (AB44)</p> <p>GENERIC (AB45)</p> <p>GENERIC (AB46)</p> <p>GENERIC (AB47)</p> <p>GENERIC (AB48)</p> <p>GENERIC (AB49)</p> <p>GENERIC (AB50)</p> <p>GENERIC (AB51)</p> <p>GENERIC (AB52)</p> <p>GENERIC (AB53)</p> <p>GENERIC (AB54)</p> <p>GENERIC (AB55)</p> <p>GENERIC (AB56)</p> <p>GENERIC (AB57)</p> <p>GENERIC (AB58)</p> <p>GENERIC (AB59)</p> <p>GENERIC (AB60)</p> <p>GENERIC (AB61)</p> <p>GENERIC (AB62)</p> <p>GENERIC (AB63)</p> <p>GENERIC (AB64)</p> <p>GENERIC (AB65)</p> <p>GENERIC (AB66)</p> <p>GENERIC (AB67)</p> <p>GENERIC (AB68)</p> <p>GENERIC (AB69)</p> <p>GENERIC (AB70)</p> <p>GENERIC (AB71)</p> <p>GENERIC (AB72)</p> <p>GENERIC (AB73)</p> <p>GENERIC (AB74)</p> <p>GENERIC (AB75)</p> <p>GENERIC (AB76)</p> <p>GENERIC (AB77)</p> <p>GENERIC (AB78)</p> <p>GENERIC (AB79)</p> <p>GENERIC (AB80)</p> <p>GENERIC (AB81)</p> <p>GENERIC (AB82)</p> <p>GENERIC (AB83)</p> <p>GENERIC (AB84)</p> <p>GENERIC (AB85)</p> <p>GENERIC (AB86)</p> <p>GENERIC (AB87)</p> <p>GENERIC (AB88)</p> <p>GENERIC (AB89)</p> <p>GENERIC (AB90)</p> <p>GENERIC (AB91)</p> <p>GENERIC (AB92)</p> <p>GENERIC (AB93)</p> <p>GENERIC (AB94)</p> <p>GENERIC (AB95)</p> <p>GENERIC (AB96)</p> <p>GENERIC (AB97)</p> <p>GENERIC (AB98)</p> <p>GENERIC (AB99)</p> <p>GENERIC (AB100)</p>	<p>"T4T7"Sub has a total of 35 VDDIC balls.</p> <p>The 11 balls listed in the "Timer" column are NC on "T4T7"Sub.</p>



When PS_2 bit 3=0, PS_0 bits [3:1] define the size of the Primary Memory Aperture as per table opposite

Setting Memory Aperture Size

PS_0[3] romiddg_2	PS_0[2] romiddg_1	PS_0[1] romiddg_0	Memory Aperture Size
0	0	0	128 MB
0	0	1	256 MB
0	1	0	64 MB
0	1	1	Reserved
1	0	0	512 MB-Not Supported
1	0	1	1 GB-Not Supported
1	1	0	2 GB-Not Supported
1	1	1	4 GB-Not Supported



Capacitor Divider Lookup Table

Cap (nF)	Bld [5:4]
680nF	00
82nF	01
10nF	10
NC	11


Resistor Divider Lookup Table

R_pu (ohm)	R_pd (ohm)	Bld [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

MLPS MEMORY ID Setting:

Board Config[2:0]	Memory Type	Configuration	Channel Size	Vendor P/N	Compal P/N	
ID	[2:0]					
0	000	Samu... g00R5	128Mx32 2PCS	1GB	E4041325F8-HC28	SA000091T40
1	001	Hynix g00R5	128Mx32 2PCS	1GB	HE0C4024A1R-T3C	SA00008H400
2	010	Wicron g00R5	256Mx32 2PCS	2GB	WT511256M32H-70-A	SA000091T00
3	011	Samu... g00R5	256Mx32 2PCS	2GB	E40401325F8-HC28	SA000092D10
4	100	Hynix g00R5	256Mx32 3PCS	2GB	HE0C3824M1R-R0C	SA000092D10

X7668038L01 : RV20 = NC , RV22 = 4.75K
X7668038L02 : RV20 = 8.45K , RV22 = 2K
X7668038L03 : RV20 = 6.98K , RV22 = 4K
X7668038L04 : RV20 = 4.53K , RV22 = 4.99K



Security Classification	2019/10/01	Compal Secret Data	2019/10/01
Issued Date	2019/10/01	Deciphered Date	2019/10/01
<p>THIS SHEET OF INFORMATION CONTAINS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND COMPAL CONFIDENTIAL. ANY DISSEMINATION OF THIS INFORMATION TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS INFORMATION IS TO BE KEPT UNDER THE STRICTEST OF CONFIDENTIALITY AND IS NOT TO BE DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			
<p>Compal Electronics, Inc. R17M-M1-70(2/6) MSIC LA-F901P M/B Date: Tuesday, March 13, 2018 Page: 12 of 60</p>			

2nd source : APL3526 (SA00006R100)
1st source : TP522965 (SA00005X500)

18.22.26.62.57

CV31 DIS 0.1U_0402_16V7K

+3VS_S0

W=80mils

DGPU_PWR_EN

CV30 DIS 0.1U_0402_16V7K

+3VS_DGPU_S0

W=80mils

RT9742DCSJS_TSO123_5P

VIN

VOUT

GND

OCB

EN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406


407

408

409

```
+3VS_DGPU_S0
+1.8VGS_S0
+0.95VGS_S0
+VGA_CORE_S0
+1.35VS_VGA_S0
```

- 1.the 3.3-V rail ramp up first.
- 2.the 0.95-V rail reach at least 90% of its nominal value no later than 2 ms from the start of VDDC ramping up



The diagram illustrates the internal wiring of the R17A01M1-70 FCSG531 USB connector, specifically focusing on the DP and NCIP power planes. The connector is shown with its pins (AG15 to AG20, AF12 to AF19, AG14 to AG19, AM15 to AM19, AF15 to AF19, AG14 to AG19, AM15 to AM19, AF15 to AF19, AG14 to AG19, AM15 to AM19) and the internal components (resistors, capacitors, inductors). The diagram is labeled with 'U1G' and 'DISB'.

DP POWER

AG15 DP_VDDRCAG15
AG16 DP_VDDRCAG16
AG17 DP_VDDRCAG17
AG18 DP_VDDRCAG18
AG19 DP_VDDRCAG19
AF12 DP_VDDRCAG14

NCIP POWER

NC4AE11
NC4AF11
NC4AE15
NC4AF15
NC4AE18
NC4AF18
NC4AE19
NC4AF19

DP SIGNAL

AG14
AM14
AM15
AF23
AG20
AM20
AM21
AM24
AF15
AF20
AE14

NCIP SIGNAL

NC4AE1
NC4AE3
NC4AE4
NC4AE5
NC4AE6
NC4AE7
NC4AE8
NC4AE9
NC4AE10
NC4AE11
NC4AE12
NC4AE13
NC4AE14
NC4AE15
NC4AE16
NC4AE17
NC4AE18
NC4AE19
NC4AE20
NC4AE21
NC4AE22
NC4AE23
NC4AE24
NC4AE25
NC4AE26
NC4AE27
NC4AE28
NC4AE29
NC4AE30
NC4AE31
NC4AE32
NC4AE33
NC4AE34
NC4AE35
NC4AE36
NC4AE37
NC4AE38
NC4AE39
NC4AE40
NC4AE41
NC4AE42
NC4AE43
NC4AE44
NC4AE45
NC4AE46
NC4AE47
NC4AE48
NC4AE49
NC4AE50
NC4AE51
NC4AE52
NC4AE53
NC4AE54
NC4AE55
NC4AE56
NC4AE57
NC4AE58
NC4AE59
NC4AE60
NC4AE61
NC4AE62
NC4AE63
NC4AE64
NC4AE65
NC4AE66
NC4AE67
NC4AE68
NC4AE69
NC4AE70
NC4AE71
NC4AE72
NC4AE73
NC4AE74
NC4AE75
NC4AE76
NC4AE77
NC4AE78
NC4AE79
NC4AE80
NC4AE81
NC4AE82
NC4AE83
NC4AE84
NC4AE85
NC4AE86
NC4AE87
NC4AE88
NC4AE89
NC4AE90
NC4AE91
NC4AE92
NC4AE93
NC4AE94
NC4AE95
NC4AE96
NC4AE97
NC4AE98
NC4AE99
NC4AE100

GND

AG20
AG21
AF22
AG23
AD15
AG14
AM14
AM15
AF23
AG20
AM20
AM21
AM24
AF15
AF20
AE14
AF1X
DPAB_CALR
NC4AE10
NC4AE11
NC4AE12
NC4AE13
NC4AE14
NC4AE15
NC4AE16
NC4AE17
NC4AE18
NC4AE19
NC4AE20
NC4AE21
NC4AE22
NC4AE23
NC4AE24
NC4AE25
NC4AE26
NC4AE27
NC4AE28
NC4AE29
NC4AE30
NC4AE31
NC4AE32
NC4AE33
NC4AE34
NC4AE35
NC4AE36
NC4AE37
NC4AE38
NC4AE39
NC4AE40
NC4AE41
NC4AE42
NC4AE43
NC4AE44
NC4AE45
NC4AE46
NC4AE47
NC4AE48
NC4AE49
NC4AE50
NC4AE51
NC4AE52
NC4AE53
NC4AE54
NC4AE55
NC4AE56
NC4AE57
NC4AE58
NC4AE59
NC4AE60
NC4AE61
NC4AE62
NC4AE63
NC4AE64
NC4AE65
NC4AE66
NC4AE67
NC4AE68
NC4AE69
NC4AE70
NC4AE71
NC4AE72
NC4AE73
NC4AE74
NC4AE75
NC4AE76
NC4AE77
NC4AE78
NC4AE79
NC4AE80
NC4AE81
NC4AE82
NC4AE83
NC4AE84
NC4AE85
NC4AE86
NC4AE87
NC4AE88
NC4AE89
NC4AE90
NC4AE91
NC4AE92
NC4AE93
NC4AE94
NC4AE95
NC4AE96
NC4AE97
NC4AE98
NC4AE99
NC4AE100

U1G

DISB

NCIP POWER

NC4AE11
NC4AF11
NC4AE15
NC4AF15
NC4AE18
NC4AF18
NC4AE19
NC4AF19

DP SIGNAL

AG14
AM14
AM15
AF23
AG20
AM20
AM21
AM24
AF15
AF20
AE14

NCIP SIGNAL

NC4AE1
NC4AE3
NC4AE4
NC4AE5
NC4AE6
NC4AE7
NC4AE8
NC4AE9
NC4AE10
NC4AE11
NC4AE12
NC4AE13
NC4AE14
NC4AE15
NC4AE16
NC4AE17
NC4AE18
NC4AE19
NC4AE20
NC4AE21
NC4AE22
NC4AE23
NC4AE24
NC4AE25
NC4AE26
NC4AE27
NC4AE28
NC4AE29
NC4AE30
NC4AE31
NC4AE32
NC4AE33
NC4AE34
NC4AE35
NC4AE36
NC4AE37
NC4AE38
NC4AE39
NC4AE40
NC4AE41
NC4AE42
NC4AE43
NC4AE44
NC4AE45
NC4AE46
NC4AE47
NC4AE48
NC4AE49
NC4AE50
NC4AE51
NC4AE52
NC4AE53
NC4AE54
NC4AE55
NC4AE56
NC4AE57
NC4AE58
NC4AE59
NC4AE60
NC4AE61
NC4AE62
NC4AE63
NC4AE64
NC4AE65
NC4AE66
NC4AE67
NC4AE68
NC4AE69
NC4AE70
NC4AE71
NC4AE72
NC4AE73
NC4AE74
NC4AE75
NC4AE76
NC4AE77
NC4AE78
NC4AE79
NC4AE80
NC4AE81
NC4AE82
NC4AE83
NC4AE84
NC4AE85
NC4AE86
NC4AE87
NC4AE88
NC4AE89
NC4AE90
NC4AE91
NC4AE92
NC4AE93
NC4AE94
NC4AE95
NC4AE96
NC4AE97
NC4AE98
NC4AE99
NC4AE100

GND

AG20
AG21
AF22
AG23
AD15
AG14
AM14
AM15
AF23
AG20
AM20
AM21
AM24
AF15
AF20
AE14
AF1X
DPAB_CALR
NC4AE10
NC4AE11
NC4AE12
NC4AE13
NC4AE14
NC4AE15
NC4AE16
NC4AE17
NC4AE18
NC4AE19
NC4AE20
NC4AE21
NC4AE22
NC4AE23
NC4AE24
NC4AE25
NC4AE26
NC4AE27
NC4AE28
NC4AE29
NC4AE30
NC4AE31
NC4AE32
NC4AE33
NC4AE34
NC4AE35
NC4AE36
NC4AE37
NC4AE38
NC4AE39
NC4AE40
NC4AE41
NC4AE42
NC4AE43
NC4AE44
NC4AE45
NC4AE46
NC4AE47
NC4AE48
NC4AE49
NC4AE50
NC4AE51
NC4AE52
NC4AE53
NC4AE54
NC4AE55
NC4AE56
NC4AE57
NC4AE58
NC4AE59
NC4AE60
NC4AE61
NC4AE62
NC4AE63
NC4AE64
NC4AE65
NC4AE66
NC4AE67
NC4AE68
NC4AE69
NC4AE70
NC4AE71
NC4AE72
NC4AE73
NC4AE74
NC4AE75
NC4AE76
NC4AE77
NC4AE78
NC4AE79
NC4AE80
NC4AE81
NC4AE82
NC4AE83
NC4AE84
NC4AE85
NC4AE86
NC4AE87
NC4AE88
NC4AE89
NC4AE90
NC4AE91
NC4AE92
NC4AE93
NC4AE94
NC4AE95
NC4AE96
NC4AE97
NC4AE98
NC4AE99
NC4AE100

U1G

DISB

NCIP POWER


NC4AE11
NC4AF11
NC4AE15
NC4AF15
NC4AE18
NC4AF18
NC4AE19
NC4AF19

DP SIGNAL

AG14
AM14
AM15
AF23
AG20
AM20
AM21
AM24
AF15
AF20
AE14

NCIP SIGNAL

NC4AE1
NC4AE3
NC4AE4
NC4AE5
NC4AE6
NC4AE7
NC4AE8
NC4AE9
NC4AE10
NC4AE11
NC4AE12
NC4AE13
NC4AE14
NC4AE15
NC4AE16
NC4AE17
NC4AE18
NC4AE19
NC4AE20
NC4AE21
NC4AE22
NC4AE23
NC4AE24
NC4AE25
NC4AE26
NC4AE27
NC4AE28
NC4AE29
NC4AE30
NC4AE31
NC4AE32
NC4AE33
NC4AE34
NC4AE35
NC4AE36
NC4AE37
NC4AE38
NC4AE39




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/10/01	Deciphered Date	2016/10/01	Title	R17M-M170 3(3/6) PWR/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE TRANSFERRED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.1
				Date:	Tuesday, March 13, 2019	Sheet 23 of 67



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/01	Deciphered Date	2016/10/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR RAD (RECEIVING AND DISPATCH) AUTHORIZED BY COMPAL ELECTRONICS, INC. NOR THE INFORMATION IT CONTAINS OR THE INFORMATION THEREON MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			R17M-M1-70(5/6) MEM	
			Size	Document Number
			Custom	LA-F901P M/B
Date:	Tuesday, March 15, 2016	Sheet	1	of 87

Memory Partition A Lower
-32 bits



Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/01	Deciphered Date	2014/03/01	GDDR5 VRAM A Lower	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				18.5K	LA-F901P M/B
Issued		Deciphered		27	27

- 32 bits







Security Classification	Compal Secret Data			Title				Compal Electronics, Inc.	
Issued Date	2013/03/01	Deciphered Date	2014/03/01	Size		Document Number		Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE TRANSMITTED OR DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				GDDR5 A Upper		LA-F901P M/B		0.1	
				Date:	Tuesday, March 13, 2018	Sheet	28	of	67

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/08/24	Title	LVDS Converter RTD2136N
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF IBM OR ANY SUBSIDIARY THEREOF, OR BE REPRODUCED, COPIED, OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-F901P M/B
				Date:	Transmitting 3/9/11 (Sheet 56 of 67)

main source: RTD5993KAI
second source: APL5933KAI


2nd source
#0.340+3.3*57/1000000=0.748+0.0001881=0.74819
0 JA= 50 ° CW
PD#8 JA=0.74819*50= 37.4 ° C
Vout=0.8*(1+(14/35.7))= 1.113V
IQ(typ)=470uA, IQ(max)=570uA
PD=(Vin-Vout)/Iout+ Vin*IQ=(3.3-1.1)
+0.340+3.3*57/1000000=0.748+0.0001881=0.74819
0 JA= 33.7 ° CW
PD#8 JA=0.74819*33.7=25.2 ° C






Intel/AMD	PROJECT_ID1 AND High Inte Low	PROJECT_ID2	PROJECT_ID3
C4/C5	L	H	L
V4/V5	L		L






	SC_MODEL1	SC_MODEL2
PC mode	L	L
Monitor mode	L	H
AMP Mute	H	L
S5 Mode	H	H

Security Classification	Compal Secret Data	Deciphered Date	2016/09/24
Issued Date	2015/12/25	Deciphered Date	2016/09/24
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT STRICTLY CONFIDENTIAL AND NOT TO BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title: Compal Electronics, Inc. Scalar RTD2506S			
Rev	1	Docu	LA-F901P M/B
Date	Tuesday, March 13, 2016	Sheet	30 of 37






HDMI-in Connector





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title	HDMI-IN conn
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-F901P M/B
				Date	Tuesday, March 13, 2016
				Sheet	32 of 67
				Rev	0.1

[illegible]



Security Classification		Compul Secret Data		Title		Compul Electronics, Inc.	
Issued Date		Deciphered Date		HDMI IN		Rev	
2015/12/25		2015/10/02		LDA-F901P/M/B		0.1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET WILL BE TRANSFERRED FROM THE CUSTODY OF THE CONVERTED DIVISION OF TADA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NOTHING ON THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.							
Date: Tuesday, March 13, 2015				Sheet 33 of 67			

SATA HDD Conn.




Place CAP close to JHDD1 <100mil

SATA ODD Conn




Place CAP close to JODD1 <100mil

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-F901P M/B	0.1
				Date:	Tuesday, March 13, 2018	Sheet 34 of 67




WLAN (WIFI/BT Combo)




TPM 2.0 Co-lay



- 1.Nuvton_NPCT650LBAYX
- 2.ST_ST33HTPH2E32AAE8
- 3.Infinion_SLB 9670




Pop / Un-pop For Co-lay	RTP1	RTP10	BOM Config
Nuvton_NPCT650LBAYX (S#)	V	V	Nuvton @ +TPM @
ST_ST33HTPH2E32AAE8(SPI)	X	X	ST @ +TPM @
Infinion_SLB 9670(SPI)	X	X	Infinion @ +TPM @

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2015/10/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				WLAN (NGFF) / TPM	
Rev				Rev	
Date				Date	






APA6003 for Speaker (CRB)








GAIN1	GAIN0	AV (inv)	INPUT IMPEDANCE
0	0	20dB	60Kohm
0	1	26dB	30Kohm
1	0	32dB	15Kohm
1	1	36dB	9Kohm


MUX_SEL
L=Audio Codec Input source
H=Scalar Input source




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/12/15	Title	Amp ANPEC APA6003
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-F901P M/B
				Date	Tuesday, March 13, 2016
				Sheet	39 of 67
				Rev	0.1













SMBus address Hex 4D(1001 101).




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2015/10/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN/Thermal Sensor	
				Size	Document Number
				LA-F901P M/B	
				Date	Rev
				Tuesday, March 13, 2018	0.1
				Sheet	43 of 67







BARCODE



ON/OFF switch




Power Button



WIFI Hole




SSD Hole



Other Hole


Screw Hole

4.0 mm x 8



CPU Hole

5.4mm x 4





3.8 mm x 3




GPU Hole

3.3 mm x 4



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title	PWR SW/LED/SCREW
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev
				Custom	0.1
				Date: Tuesday, March 13, 2018	Sheet 45 of 67

[illegible]

+12VAC_W_55

+12VDC_S0

RDC1 1 CVT6 2 0 1206_5%

RDC8 1 CVT6 2 0 1206_5%

RDC9 1 CVT6 2 0 1206_5%

Vgs=20V, Id=15A, Rds=7mohm

+DC20V

RDC10 2 30K_0402_5%

BRIDGE

DCDC12_30V

1U_0603_25V6%





RDC16 10K_0402_5%

1000

0.1U_0402_25V6%


Ind source : SM4331PBC (SB00001)

2st source : AA0423L (SB00000N1)



	+12VALW_S5	+12VS_S0	BOM
Converter SKU	+12VALW_S5 = +12VS_S0_Enable: HW_12V_EN#(Follow SPL_S3#)		RDC7,RDC8,RDC9
Scalar SKU	HW_12V_EN#(Follow SCALAR_ON#)	SUSP#(Follow SPL_S3#)	QDC2,RDC10,RDC16,RDC17,DCDC19,DCDC17

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2016/03/27	
2015/12/25				DC INTERFACE	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAI ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR PERSON WITHOUT THE AUTHORIZATION BY COMPAI ELECTRONICS, INC. IN WRITING. THE INFORMATION ON THIS SHEET MAY BE USED BY OR DELEGATED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAI ELECTRONICS, INC.</p>				Doc No	
				Doc Name	
				Doc Date	
				Issued 46 of 61	
				LA-F901 P/B	
				Issued 46 of 61	

[illegible]

Security Classification		Compul Secret Data		Title	
Issued Date	2015/12/25	Declassified Date	2015/10/02	Compul Electronics, Inc. GPIO Table & SMBUS BD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPILED SHEETOR OF THIS DOCUMENT TO ANY OTHER PERSONS WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Rev. 1 LA-F901P M/B	
ANY USE OF THIS OR ITS DISCLOSURE TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Date: (mm/dd/yyyy) Month Year Project:	


Main source: PZ0703EK
 $PD = I^2 \cdot R_{ds(on)} = 6^2 \cdot 7m \text{ ohm} = 0.252W$
 $\theta JA = 50^\circ C/W \cdot 0.252W = 12.6^\circ C$

Second source: AON6405L
 $PD = I^2 \cdot R_{ds(on)} = 6^2 \cdot 7m \text{ ohm} = 0.252W$
 $\theta JA = 50^\circ C/W \cdot 0.252W = 12.6^\circ C$


Third source: SIR403EDP-T1-GE3
 $PD = I^2 \cdot R_{ds(on)} = 6^2 \cdot 6.5m \text{ ohm} = 0.234W$
 $\theta JA = 65^\circ C/W \cdot 0.468W = 15.21^\circ C$

BOM Control

PL1012 @ HCB2012KF-800T50_2P
 PL1013 @ HCB2012KF-800T50_2P
 $P = I^2 \cdot R(\max) = 0.3636W$



Current Limit Function




90W:
 Full Load(100%) -> 4.5A
 $V_{trip} = 4.5 \cdot 10m = 45mV$
 $VLimit = V_{trip}$; $RLimit = (45mV + 0.5mV) / 20uA = 2.275K$

Trigger(116.7%) -> 5.25A (@105W)
 $V_{trip} = 5.25 \cdot 10m = 52.5mV$
 $RLimit = (52.5mV + 0.5mV) / 20uA = 2.65K$
 Select $RLimit = 2.61K$
 $I_{Trigger} \rightarrow 5.22A$


DIS SKU 120W:
 Full Load(100%) -> 6A
 $V_{trip} = 6 \cdot 10m = 60mV$
 $VLimit = V_{trip}$; $RLimit = (60mV + 0.5mV) / 20uA = 3.025K$

Trigger(112.5%) -> 6.75A (@135W)
 $V_{trip} = 6.75 \cdot 10m = 67.5mV$
 $RLimit = (67.5mV + 0.5mV) / 20uA = 3.4K$
 Select $RLimit = 3.4K$
 $I_{Trigger} \rightarrow 6.75A$



teknisi-indonesia.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/18	Deciphered Date	2013/12/18	Title DCIN / CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size / Document Number Custom	Rev 0.1
Date: Tuesday, March 13, 2018				Sheet 48 of 67	



+3VALWP
Vin = 20V
Iin = $3.3 \times 7.87 / 0.85 / 20$
= 1.527A


Vout = $V_{fb} \times [1 + (R_t/R_b)]$
= $2 \times [1 + (13.3K/20K)]$
= 3.3V

+3VALWP
Imax=5.5 ; Ipeak=7.87 ; Fsw=355KHz
Iocp=(Rcs1*Itrip)/(8*Rdson)
Rds : L/S --> typ:10.2mohm ; max: 14mohm
Itrip=9-11 uA
Iocp(set)=12.03A-12.25A
Iin_ripple=2.05A
Output Cap. ESR=17mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=1.65A
LIR=Delta IL/Ipeak=0.21
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=428.88uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=1.07uF


+5VALWP
Vin = 20V
Iin = $5 \times 7 / 0.85 / 20$
= 2.06A

Vout = $V_{fb} \times [1 + (R_t/R_b)]$
= $2 \times [1 + (30K/20K)]$
= 5V

+5VALWP
Imax=4.9A, Ipeak=7A ; Fsw=300KHz
Iocp=(Rcs1*Itrip)/(8*Rdson)
Rds : L/S --> typ:10.2mohm ; max: 14mohm
Itrip=9-11 uA
Iocp(set)=11.96A-12.18A
Iin_ripple=2.12A
Output Cap. ESR=17mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=2.660A
LIR=Delta IL/Ipeak=0.38
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=180.6uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=1.53uF



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/15	Deciphered Date	2013/08/29	Title	
				+3VALWP / +5VALWP	
				Rev	0.1
				Date: Tuesday, March 13, 2013	
				Sheet 45 of 87	



+0.6VSP
TDC=0.53A
Ipeak=0.75A

Vo	0.6	
Vin	1.2	
Io	0.75	
PD	0.455	
θ JA(main)	52	C/W
θ JA(2nd)	68	

RT8207M:
Quiescent Current (GND Current)
IQ(typ)=0.47mA, IQ(max)=1mA
PD=(Vin-Vout)*Iout + Vin*IQ =0.455W
θ JA= 33.7° C/W*0.903=23.66°C

Mode Level +0.6VSP VTTREF 1.2V
S5 L off off
S3 L off on
S0 H on on
Note: S3 - sleep ; S5 - power off

+1.2VP
Vin = 20V
Iin = 7.3*1.2/0.85/20
= 0.51A

Vout = Vfb*[1+(Rt/Rb)]
= 0.75*[1+(6.04K/10K)]
= 1.203V


+1.2VP
Imax=5.11A ; Ipeak=7.3A ; Fsw=285KHz
Iocp=(Rcs1*Itrip)/(8*Rdson)
Rds : L/S --> typ:12.1mohm ; max: 14mohm
Itrip=9-11 uA
Iocp(set)=11.79-12.01A
Iin_ripple=1.21A
Output Cap. ESR=17mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=1.799A
LIR=Delta IL/Ipeak=0.246
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=1365.71uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.51uF

soldering short


soldering short

Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2015/07/27	Deciphered Date
Deciphered Date	2016/07/27	
Title	+1.2VP/+0.6VSP/+2.5VP	
Rev	Customer	Rev
Customer	Customer	Rev
Date	Monday, March 13, 2016	Sheet 60 of 67


```
+2.5VP
Ipeak=2.24A ;Fsw=1MHz
ILimit=4A
In_ripple=0.75A
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=0.568A
IL=Delta IL/Ipeak=0.25
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=1.8uF
CINSLP=ILoad*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.78uF
```



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/15	Deciphered Date	2013/08/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPA ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR RATED AS UNCLASSIFIED, AUTHORIZED BY COMPA ELECTRONICS, INC. WITHIN THE COMPANY. THIS SHEET NOW THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DELEGATED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPA ELECTRONICS, INC.			+2.5VP	Rev. 01
			Docu. Number	
			Date	Issued: March 13, 2018
			Issue	51 of 67



main source : RT9059GSP
second source: APL5933CKAI
third source : GS7166




V _o	1.8	V
V _{in}	3.3	V
I _o	0.65	A
P _D	0.456	W
θ JA(main)	33.7	° C/W
θ JA(2nd)	50	° C/W

+1.8VS
I_{peak} = 0.311A ;
Current Limit = 3.1A(min) ~ 3.6A(Typ) ~ 4.2A(Max)

RT9059:
Quiescent Current (GND Current)
I_Q(typ) = 0.6mA, I_Q(max) = 1.2mA
P_D = (V_{in} - V_{out}) * I_{out} + V_{in} * I_Q = 0.978W
θ JA = 33.7° C/W * 0.903 = 32.99°C

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/12/26	Deciphered Date	2017/10/19	Title	+1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MUST NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF H&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Tuesday, March 13, 2018
				Sheet	52 of 67





```
+12VSP
Vin = 20V
Iin = 12*2.1/0.85/20
     = 2.42A
```



Security Classification		Compul Secret Data		Title	
Issued Date		Deciphered Date		+12VSP	
2013/08/29		2017/10/19			
<p>THE SHEET OF INFORMATION DRAWING IS THE PROPERTY OF COMPANY ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THE SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPANY ELECTRONICS, INC.</p>					
Sheet	Document	Number			Rev
					0.1
Date:	Tuesday, March 13, 2018		Sheet	63	of 67

```
+VPCH_1.0VP
Vin = 20V
Iin = 1.0*10.24/0.85/20
      = 0.602A
```

```
1st source: TPS51212DSCR
2nd srouce: RT8237EZQW
3rd source: GS7212TD-R
```



Security Classification	Compal Secret Data				
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Title	+VPCH 1.0VP/+12VSP
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SECRET INFORMATION SHALL NOT BE TRANSMITTED OR DISCLOSED TO ANY UNAUTHORIZED PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF 1840 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 0.1
Date:	Tuesday, March 13, 2018		Sheet	54	of 67



$$\begin{aligned} V_{out} &= V_{fb} \cdot [1 + (R_t/R_b)] \\ &= 0.7 \cdot [1 + (5K/14.3K)] \\ &= 0.95V \end{aligned}$$


Security Classification	Compul Secret Data		Title
Issued Date	2010/01/25	Deciphered Date	2017/10/09
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED IN ANY MANNER OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAQ ELECTRONICS, INC. THIS SHEET MAY BE USED BY OR FOR THE EXCLUSIVE USE OF THE USER OF THIS SHEET FOR THE PURPOSES OF THE USER'S BUSINESS ONLY. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAQ ELECTRONICS, INC.</p>			<p>+CPU_VCCIO +0.95VSP</p>
Doc. Number	Date		Rev
001	Sunday, March 13, 2016		0.1
Print		55 of 67	

$$V_{out} = V_{fb} * [1 + (R_t/R_b)]$$

$$= 0.8 * [1 + (9.53K/30K)]$$

$$= 1.0541V$$

+VCCSAP_1.05V_S0
 Vin =20V
 Iin =1.05*11/0.85/20
 =0.679A




teknisi-indonesia.com

+1.05VSP
 I_{max}=7.7A, I_{peak}=11A ; F_{sw}=300KHz
 I_{ocp}=(R_{cs1}*I_{trip})/R_{dsn}
 R_{ds} : L/S --> typ:11mohm ; max: 17.5mohm
 I_{ocp}(set):-17.2A
 I_{in_ripple}=1.72A
 Output Cap. ESR=9mohm
 Delta IL=[(V_{in}-V_o)/L]*[(V_{out}/V_{in})*T]=2.21A
 LIR=Delta IL/I_{peak}=0.201
 Cout=[L*(I_{out}+DeltaIL/2)^2]/[(V_{out}+Delta V)^2-V_{out}^2]
 =1029.17uF
 CINBULK=I_{Load}*V_{out}*(V_{in}-V_{out})/(F_{sw}*V_{in}^2*VINPP)=0.46uF


+VCCSAP_1.05V_S0 @ P901
 JUMP_43X118
 soldering short +1.05VS_VCCSA_S0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Title	P53 PWR-RT8123B(VCCSA 1.05VSP)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev. 1.0
				Date	Tuesday, March 13, 2018
				Sheet	56 of 67



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	20130829	Deciphered Date	20130829
<small>THE RIGHT OF CONFIDENTIALITY IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND COULD BE CONFIDENTIAL. ANY DISCLOSURE OF THIS INFORMATION TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. ANY VIOLATION OF THIS POLICY WILL BE SUBJECT TO LEGAL ACTION.</small>			VRAM_1.35V
Rev	1	Rev	1
Rev	1	Rev	1

Intel Coffeelake IMVP8 POWER CFL - S-LINE 62/42/22 35W 4+2 PHASE




CFL-S-LINE 62/42/22 35W

```

+CPU_CORE
TDC=74A,Ipeak=104A Fsw=400K,OCF:135A ~ 176.8A
Inductor DCR=1.0mhm
Output Cap. ESR=1.0mhm
Rds H/S --> type: 1.5mhm ; max: 7mhm
L/S --> type: 2.1mhm ; max: 3.3mhm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)T]#6.267A
IL=Delta IL/L#0.358
Cout=[I*(Iout-DeltaIL/2)^2]/[(Vout-Delta V)^2-Vout^2]
=1110.03
CINBUK=I*Load*Vout*(Vin-Vout)/(Fsw*Vin^2*VINFP)=1.03uF









+GFX_CORE
TDC=34A,Ipeak=48A Fsw=400K,OCF:62.4A ~81.6A
Inductor DCR=1.0mhm
Output Cap. ESR=1.0mhm
Rds H/S --> type: 1.5mhm ; max: 7mhm
L/S --> type: 2.1mhm ; max: 3.3mhm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)T]#6.267A
IL=Delta IL/L#0.358
Cout=[I*(Iout-DeltaIL/2)^2]/[(Vout-Delta V)^2-Vout^2]
=519.9uF
CINBUK=I*Load*Vout*(Vin-Vout)/(Fsw*Vin^2*VINFP)=0.69uF

```



Compal Electronics, Inc.


Security Classification		Compel Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2017/04/09	CPU_CORE_1	
<p>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SOURCE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS, INC. HOWEVER THIS SHEET AND THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.</p>				Size	Document Number
					REV 0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2017/10/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WHETHER THIS SHEET HAS THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU CORE 2	
Sub	Document Number	Rev		Date	
1	10000000000000000000	1.0		2010/01/25	

soldering short

2012 , JUNE 22



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/18	Deciphered Date	2013/12/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Rail
				Size Document Number
				Customer
				Rev 0.1
				Date: Tuesday, March 13, 2018
				Sheet 62 of 67